h FROM CONVENTIONAL FAULT dictionary, parameter identification, and fault verification techniques to recent neural network [1] , fuzzy theory [2] , and wavelet analysis [3] methods, the past five decades have witnessed an unprecedented development in the field of analog fault detection and diagnosis (AFDD) especially for the study of fundamental theory. These sustainable theoretical achievements will be gradually applied to realworld engineering to realize their contributions. In [4], a fast transient testing methodology for predicting the performance parameters of analog circuits was proposed, focusing mainly on analog ICs. Moreover, a remote AFDD method was developed based on LabVIEW in [5] ; its diagnosis results could be monitored on web browser. These studies show invariably that diagnosis speed and test cost should be emphasized simultaneously in the testing and diagnosis of analog and mixed-signal (AMS) circuits.
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Electronic article surveillance (EAS) detection devices are used to evaluate human exposure to designated electromagnetic fields [6] . Although the radio-frequency identification (RFID) technology has been revealing its ambition in expanding its range of application, the acousto-magnetic (AM) technology due to owning more reliable performance is dominating today's EAS industry. The normal operating of EAS systems is directly linked to the economic benefits both in the apparel industry and in retail. Until 2012, although retailers had introduced EAS technologies, around 25% of the most stolen products still had no specific Editor's notes: The paper discusses fault diagnosis of the electronic circuit board, part of acousto-magnetic electronic article surveillance detection devices. The aim is that the end-user can run the fault diagnosis in real time using a portable FPGA-based platform so as to gain insight into the failures that have occurred.
-Haralampos Stratigopoulos, CNRS Sorbonne protections [7] , needless to say that when the equipped EAS systems are off-normal. For a general AM-EAS detection system, the electronic control board (ECB), being the most vital constituent part, is a typical large-scale AMS circuit. These kinds of soldered printed circuit board (PCB) are continuously operating in EAS equipment to support the nonstop profit protection by reducing shoplifting, theft, and vendor fraud. However, currently, the common handling method on the faulty ECBs is to replace them with brand new ones by their suppliers, and then diagnose the possible faults offline. Such solutions have caused economic and time losses to both EAS device suppliers and retailers.
On the other hand, field-programmable gate array (FPGA) is by far parallel and highly reconfigurable, permitting rapid prototyping of control mechanisms and new algorithms for preresearch and realistic applications. These advantages show an opportunity to set up practical AFDD systems for the AM-EAS devices. In the recent past, FPGA has been widely applied for real-time power converter failure diagnosis, vibration analyses for industrial applications, and ionizing radiation detection for environmental awareness among many others. However, to our knowledge, FPGA-based real-time analog circuit diagnosis for AM-EAS products has not been available.
This article mainly extends our previous diagnosis method by fusing information of gain frequency and node voltages [8] , [9] . Considering that the circuit accessible node voltages, responses of amplitude frequency (A-F) and phase frequency (P-F) contain abundant fault information, an FPGA-centered fault diagnosis prototype based on the above mentioned three circuit features is developed. The interval-math-based diagnosis algorithm is then tested on the realized prototype.
The structure of the article is as follows. The next section focuses on fault diagnosis theory, including how to extract the A-F and P-F parameters in real time. Following the theory, we then present the hardware topology of the diagnosis prototype, and some key implementation details are described as well. Two experimental cases and their test results are shown in the next two sections to prove the effectiveness of the proposed method. Finally, we provide conclusions and ideas for future work.
Feature extraction and diagnosis theory
This section first introduces our circuit fault feature extraction method, and the orthogonal algorithm which is conducive to FPGA realization is also presented in detail. Then, the diagnosis methods and judging rules using the techniques of interval math and information fusion are presented.
Approaches of amplitude and phase detection
Many recent publications have shown that the node-voltage-based diagnostic methods are becoming increasingly mature [9] . Hence, we only describe the real-time data acquisition approach of the A-F and P-F characteristics to avoid cumbersomeness.
Digital amplitude and phase discriminations are extensively applied in intermediate frequency domain, which means it is practicable to adopt digital analysis approaches to fault diagnosis of large-scale AMS circuits. The data acquisition scheme is shown in Figure 1 . In order to diagnose the potential failure, we partition the whole small-signalprocessing circuit into several small subnetworks according to the signal flow.
Supposing that the excitation signal on the DAC terminal is defined as y ¼ sinðwtÞ, the input and output signals of a certain subnetwork are, respectively, expressed as y 1 ðtÞ ¼ A 1 sinðwt þ Þ and y 2 ðtÞ ¼ A 2 sinðwt þ Þ, which are fed back into the fault detecting system via ADC1 and ADC2 ports. Then, the amplitude, phase, and network gain can be calculated according to the following equations, using orthogonal algorithm:
ð4Þ ) ¼ ac tan
where k 11 and k 12 are the intermediate variables derived from y 1 ðtÞ and y, while k 21 and k 22 are the intermediate variables derived from y 2 ðtÞ and y; T is the period of excitation signal, and H is its quantization number per single period after discretization. Because AM-EAS detection devices avoid item shrinkage of retail sales basically via magnetically coupled resonant circuits tuned at a defined central frequency with an assigned bandwidth, usually 57.8-58.2 kHz, the receiver subnetworks are handling these two-amplitude shift keying (2-ASK) signals to identify whether the item under monitoring is already paid for or stolen. Unlike the narrow bandwidth of AM-EAS tags, the overall bandwidth of the receiver circuits is set to 5 kHz to maintain necessary margin for potential frequency deviation. Correspondingly, during the implementation, the frequency of the excitation signal y is scanned with a preconfigured step within the 5-kHz bandwidth; the A-F and P-F parameters can then be obtained from (5)- (7), which constitute the fault feature vectors together with the accessible node voltages.
Theory of fault diagnosis
Parameter selection of the feature interval. As hard fault is a special case of soft fault, thus, we treat all fault modes as soft fault type. The three parameters of node voltages and A-F and P-F characteristics form the circuit feature vector (FV) in
where fn; fa; fp represent the features of node voltage, A-F, and P-F, respectively, and N 1; N 2; N 3 are their relevant totalities. For simplifying the derivation, here we define N as the sum of them, hence we can rewrite (8) as
where f j ðj ¼ 1; . . . ; N Þ is the j th circuit parameter of the feature vector. Then, we suppose there are M circuit modes including faulty and normal ones, then the feature interval vectors can be defined as
where L ij ; R ij are, respectively, the lower and upper bounds of the j th circuit parameter of the i th circuit mode. The feature interval reflects the circuit mode to some degree as it is composed of the circuit parameter intervals, which can be simulated by PSpice with Monte Carlo method.
Circuit similarity of test sample to the feature interval vectors. The feature interval represents the circuit mode so that the circuit mode could be identified by calculating the correlation degree of the test sample to the feature interval vectors. According to the fuzzy pattern recognition theory, membership degree reflects the correlation of the test sample to the mode feature vector. Referring to this relationship, the circuit similarity is selected to depict the correlation of the sample and the feature interval vectors, which is defined as follows.
Suppose that the test sample (TS) is expressed by TS ¼ ½ts 1 ; ts 2 ; . . . ; ts N
then " ij , namely "interval similarity" of TS to the feature interval ðL ij ; R ij Þ can be defined as
ði; jÞ 6 2 I:
In (12), I ¼ fði; jÞjL ij ts j R ij ; i ¼ 1; . . . ; M; j ¼ 1; . . . ; N g, and ij is the so-called "interval relative distance" of TS to the feature interval ðL ij ; R ij Þ , which can be expressed as
where min represents the minimum value in its { }. The nearer the ts j is to either boundary of the feature interval ðL ij ; R ij Þ, the wider the feature interval, the shorter the interval relative distance ij , and the larger the interval similarity " ij (but less than 1). Only when L ij ts j R ij , then " ij reaches 1. Furthermore
" i represents the average circuit similarity of the TS to the ith feature interval vector under information fusion of N circuit parameters.
Diagnosis rules using information fusion. The responses of the tolerance circuit under different modes are sometimes very similar and difficult to distinguish, which means that a certain test sample would belong to several circuit modes. So only from a single-dimensional array of circuit parameters, the diagnosis result may be unreliable. To solve this problem, a multifrequency-based information fusion approach is applied in this article. Without loss of generality, the total number of the frequency sampling points P can be expressed in
where W and F are, respectively, the frequency bandwidth and the scanning step. For a typical AM-EAS system, signals within the frequency range of 55.5-60.5 kHz will be handled by the bandpass filter of the receiving circuits. Specifically, if the frequency step is set as 50 Hz, the total number P equals 100.
Then, the circuit similarity matrix of the TS to circuit modes is defined as
where " ik is the circuit similarity matrix under multifrequency inputs, and M and P are, respectively, the totalities of circuit modes and the selected frequency points. Furthermore, we assume that the reliability of different input with different frequency is
Then, the final similarity matrix of the TS to circuit modes can be rewritten as
where
Based on the circuit similarity " i defined in (14), " i in (19) represents the final similarity of TS to the i th circuit mode under information fusion of N circuit parameters and P frequency responses. According to literature [9] , ! k ðk ¼ 1; . . . ; PÞ in (17) can be computed by the method as follows:
The larger is the final similarity, the higher the probability that the corresponding component is the faulty one. Then, we define the maximum final similarity, the second final maximum similarity, and the average value of final similarity matrix as " max 1 , " max 2 , and " avg , respectively. Finally, the rules for fault location are defined in accordance with the following regulations.
The fault component is the one possessing the maximum final similarity if: a) " max 1 is more than threshold ; and b) the difference between " max 1 and " max 2 is more than threshold . If a) and b) are not met, then if: c) the ratio between " max 1 and " avg is more than .
The fuzziness of two or more components results mainly from the fact that they take up the same maximum final similarities, which makes the decision rules not work. As we have adopted the 2-D information fusion technique (based on N circuit parameters responding to P frequency points), the fuzziness is decreased to a large extent.
Prototype structure design
According to the foregoing analysis, we aim to set up an AFDD prototype with high adaptability in this section. The proposed hardware scheme is shown in Figure 2 , and the chip model of the processor is XC3SD3400A (belonging to Spartan-3A DSP series, Xilinx Inc.). The signal generation part consists of the digital-to-analog converter (DAC902, 165 Msps/12 b) and the direct digital synthesizer (DDS) IP core. Then, the frequency sweep signal can be generated from SAM1 port, playing a role of the excitation signal source for circuits under test (CUTs). When it comes to the data acquisition part, there are two different signal objects. For small ac signals, the selected MAX12529 is a dual channel signal acquisition chip having high performance up to 96 Msps/12 b. Hence, the input/output signals of a certain sub-CUT can be captured by this system through SMA2 and SAM3 simultaneously. For dc signals, in order to simplify design and enhance the flexibility, an extendible subboard is developed and node voltages can be imported via the PIN array interface conveniently. As for the DSP cores array, it is the computing center of diagnosis algorithms and mainly composed of advanced DSP48E slices, lookup tables (LUTs), true dual-port RAM blocks, first-inputs-first-outputs (FIFOs), and share memories. Engineers can reconfigure it flexibly for their specific purpose. At the same time, the system is integrated with sufficient double data rate 2 synchronous dynamic random access memory (DDR2-SDRAM) and flash memory, which support data cache for diagnostic algorithms and backup of intermediate variables.
What is more, the raw captured data and analysis results can be transmitted to host server via Ethernet for subsequent processing if necessary. Another significant technology worthy of being emphasized Figure 2 . Topology structure of the proposed analog fault detection and diagnosis system. It is organized according to the direction of signal flow (which is from left to right), and all the modules in the dotted gray box are implemented in the FPGA chip. The interfaces of SMA1, SMA2, and SMA3 correspond to the DAC, ADC1, and ADC2 ports, respectively, defined in Figure 1. is that all the intellectual property (IP) cores are managed by MicroBlaze (a 32-b embedded software processor) via processor local bus (PLB). As a prototype, it provides some redundant functions, while in the final engineering applications, the whole scheme should be tailored according to the specific nature of the CUT. The realized diagnosis platform is given in Figure 3 .
Illustrative circuits and faults
A typical ECB of AM-EAS detection system consists of the power supply, the transmitter, the receiver, and the DSP controller, where only the controller part belongs to the digital circuit, and the other three are AMS circuits. Currently, the popular EAS device has self-diagnostic function for its transmitter relying on over-current and over-temperature techniques. Consequently, the following two CUTs mainly focus on power supply and receiver parts, including a switching mode power supply (SMPS) and a multistage bandpass filter (BPF). The resistors and capacitors have tolerance values of 1% and 5%, respectively. These two examples illustrate the method for the extraction of feature parameters and the fault diagnosis technique of AMS circuits developed in the previous sections, and we assume that there is an independent relationship between the considered faults for avoiding virtually unlimited testing clusters [10] .
Example 1: Switching mode power supply (SMPS)
The SMPS circuit, being the significant precondition of normal working to the whole ECB, is mainly composed of pulsewidth modulation (PWM) controller (U1), isolation transformer (T1), three nonlinear half-wave rectifier units (CR1 and C4, CR4 and C9, and CR5 and C6), and feedback subcircuit (centered on U3, U4). The nominal values and chip models for the components are shown in Figure 4 . We will study the availability of our method for nonlinear circuits experiencing both hard and soft faults. The considered fault classes include the hard faults caused by open-or shortcircuiting C4-C9, C14, CR1, CR4, and CR5 and the soft faults caused by changing the value ratio of R9 and R13 from their correct 3.83 to erroneous 1 or 5.
Among the signals on all the accessible test points from TP1 to TP12, only that on TP5 is an ac signal which is the PWM output wave generated by U1; the remaining are dc level signals. Hence, we will extract the actual signals using input terminals (refer to Figure 2 ) of SMA2 and PIN array, respectively, for data on TP5 and those on the others. As this circuit is not a typical two-port network and mainly related to dc levels, the multifrequency fusing method has not yet been activated. To sum up, the discussed totalities of circuit modes M and parameters N equal 14 and 12, respectively, and that of frequency responses P is set to the reserved 1. Special emphasis to the test setup on this CUT is that there are two ground planes isolated by T1, and any short-circuiting is not allowed throughout the testing process, so we have equipped corresponding electrical isolation circuits to the preprocessing hardware parts in the proposed AFDD platform.
Then, the feature interval vectors FI and decision thresholds ; ; are trained on PSpice platform through Monte Carlo simulations for several certain times. In our design, we compute the "interval similarity" " in (12) through around 1000 times of training. The simulations can also be verified on our realized AFDD system by changing the considered component values on the CUT. Limited by the engineering feasibility, the actual check of the trained values can only be performed in the form of sampling. The final values of FI, , , and cannot be programmed on FLASH ROM until the requirement that true positive rate (TPR) is no less than 95% is met. 
Example 2: Quad-opamp fourth-order BPF
A flagship AM-EAS system commonly supports four transmit-receive channels such as ultra exit series reported in [7] . We first partition the receiver into several functional submodules trying to find the meta-circuit for case study in Figure 5a . The signal outputs of the first stage amplifiers are fed into a cross-point switch which allows the signals to be routed to four later amplifier channels in a variety of combinations. Such logic circuitry part is handled through a digital method which is beyond the scope in this article. So we select a representative AMS meta-circuit as the second test example, shown in Figure 5b ; this is a quad-operational amplifier (opamp) fourth-order BPF circuit with programmable preamplifiers and postamplifiers, and its center frequency and bandwidth are, respectively, 58 and 5 kHz.
In order to simplify the circuit parameter vectors, this test should not be started until the power supply test is passed. In other words, this test takes place with normal power supplies on the nets of þ 5 V, þ 3.3 V, and þ 1.6 V_BIAS. The controlling level signals on test points D33 and D34 are fed into the PIN array on the FPGA-based platform for obtaining the gain of the relevant amplifiers. As for the small ac signals, sinusoidal excitation signals sweeping with a 250-Hz step varying from 55.5 to 60.5 kHz are input via the test point A17 (shown in Figure 5a ) to this CUT. Afterwards, we developed a simple MUX circuit integrated on the ECB under test, to support the rotational scanning on the total six intermediate signals on test points A20-A25. These signals are transmitted to the two output test points A26 and A27 alternately, which can then be fed into the cost-limited data acquisition hardware via SAM2 and SMA3 on the proposed prototype. Figure 6 gives the relevant MUX circuit part for this considered CUT.
The fault classes taken as examples include R34", R34#, R21", R21#, R29" R29#, C21", C21#, R37" , R37# , R22//R23" , R22//R23# , C19" , C19# , C28" , C28# , R24//R30" , R24//R30# , R15" , R15# , R19" , R19# , CR7 pin1-3 short circuited (Pin1S3), U6 broken, U5 broken, and the normal state, where " and # imply significantly higher and lower than nominal values by 20%, respectively.
Results and analysis
Next the trained values of FI, , , and have been solidified on the AFDD system. We first illustrate the test results about the aforementioned two example CUTs. Then, we evaluate their resource and time consumptions. The decision thresholds , , and chosen for these two CUTs are equal to 0.82, 0.24, and 1.75, respectively.
Results and discussion
Using the proposed method, we have studied the fault diagnosis of the pure analog circuit in Figure 4 and the AMS circuit in Figure 5 . The data in Table 1 are randomly sampled by our AFDD system when a certain fault (C4 open) occurs on the SMPS circuit. It is observed that the average circuit similarity " 2 of the TS to the feature interval FI 2 based on the 12 circuit parameters ranks first, being bigger than the threshold (0.82), and there is a safe distance between the threshold (0.18) and the difference (0.3262) of " max 1 and " max 2 , which means that this fault can uniquely be identified. The false touches to the threshold which are emphasized with bold fonts appear occasionally under some certain circuit parameters, nevertheless, the final decision making will not be affected owing to the 12-circuit-parameter fusion. The fault classes and ambiguity groups of the SMPS circuit in Figure 4 are illustrated in Figure 7 , which were obtained by 50 Â 14 times of Monte Carlo analysis for each fault. These results show that nearly all the 14 (including normal) fault classes in the SMPS circuit are falling into different ambiguity groups, and thus, the TPR about this CUT is close to 100%. We have been continuously verifying this figure on our actual platform for more than half a year.
The fault recognition aiming at the BPF circuit in Figure 5 is based on the 2 Â 3 circuit parameters acquired under 20 equispaced frequency points. In order to simplify the description, Table 2 demonstrates the obtained figures when TS visits the F14 category at the center frequency point of 58 kHz. The A-F and P-F parameters captured from the three test points (A21, A22, and A23) have been merged, so the size of the average circuit similarity " in Table 2 equals 1 Â 3. During this test, although " 14 has taken up the maximum value and also exceeds the threshold (0.82), the final decision making still seems fuzzy due to the fact that the judging criteria b) and c) defined in the Diagnosis rules using information fusion section are not met. This phenomenon mainly stems from the fact that some of the Monte-Carlo-analyzed data overlap each other when C19# (F14) and R22//R23# (F12). For this reason, we need more information at different frequency points in the bandwidth of the BPF to depress such ambiguous effect. Accordingly, Figure 8 illustrates the fault classes and ambiguity groups of this CUT by 50 Â 26 times of training. It can be clearly learned that, mainly based on the judging thresholds of and , most of the 26 (including normal) fault classes about the BPF circuit are falling into different ambiguity groups, except a few of test samples touching or crossing their respective lower thresholds. Fortunately, quite a large part of them have been remedied by the reserved criterion of c). It is also observed that faults occurring on the BPF circuit are more difficult to be diagnosed than that in the proportional op-amp circuit, while the diagnostic performance on the capacitors is slightly lower than that on resistors, and the diagnostic results on chips of U5 and U6 have satisfied the expectations. It is worth mentioning that our method only detects whether the chip is good or bad, but does not continue to analyze the further cause or degree of its deterioration. For the manufacturing and servicing of the large-scale AMS circuits, locating then replacing the defective components is much wiser than sacrificing more cost for the potential reasons, because the cost of component itself is far lower than that of all-around testing, especially to chips of this kind.
In order to analyze the noise suppression performance of our proposed method, the normal sinusoidal signals carrying random noises (0.01-0.3) form the final testing excitations; these composite signals are fed into the CUT via A17 in Figure 5a . The detection performance experienced with this kind of noises is shown in Figure 9 , which indicates that the performance degradation on the true-positive rate (TPR) is no more than 4% when the normalized noise is lower than 0.3. This result can be explained regardless of what our data acquisition hardware in Figure 2 or the sum opamp in Figure 5a is; the equipped circuits of the differential signal can suppress the common mode noises to a large extent.
Applying the evaluating terminologies in [11] , Table 3 summarizes the TPR, the false-positive rate (FPR), and the false-negative rate (FNR) when considering that the normal environment noise level is around 0.1. For the dc-signal circuit like that in Figure 4 , considerable results can be achieved through using only node voltages. For small signal circuits, the detection results show that our proposed 2-D fusion method has increased the diagnosis TPR more than that based on a single dimension, which is better than 95%. In addition, the integration level of the dc-signal circuit (e.g., CUT in Figure 4 ) is always slightly lower than that of the small signal circuit (e.g., CUT in Figure 5 ), so the former kind of circuit can move more PCB areas for placing test points (accessible nodes), which explains why the parameter totality in Table 1 equals 12 while that in Table 2 is only 3. Such distinguishing method of parameter selection according to different features of circuits possesses higher adaptability for fault diagnosis on VLSI circuits.
Performance evaluation
Speed. The total time consumption is made up of training time on PC and diagnosis time on FPGA. The training time is mainly spent on the computation of feature intervals and decision thresholds, while nearly nine tenths of the diagnosis time is taken up by the orthogonal algorithm and movements of the calculative data between different memories. The training time on feature intervals and decision thresholds is needed only once on PC while the diagnosis time is repeatedly required in the real applications. Thus, only the later diagnosis time on our embedded platform is considered in the category of real-time analysis. Table 4 gives two kinds of time consumption. It is observed that 3 h 52 m are spent on the parameter training; this result is better than that reported in [12] , which we can attribute to the 15 years of development of CPU and memory technology. The trained data are kept in the storage medium on the realized AFDD system for the further fault diagnosis. For a specific circuit fault in the example CUTs, the identification result is generated within no more than 1 s after the hardware setup is finished. Extended to the four receiving channels and all power supplies for transmitter and logic circuits, the total diagnosis time consumption (not including that on hardware setup) is less than 1 min. This shows that our developed AFDD system is speedy and effective enough for real applications in the EAS device manufacturing and servicing.
Resources. As the orthogonal algorithm in the design mainly uses the DSP slices (DSP48As), a large quantity of the block RAMs have been saved. The utilization summaries of FPGA device and the peripheral resource are illustrated in Table 5 . Except for the IOBs, the logic usage is less than 10%. As for the peripheral FLASH memory, the example CUTs in Figures 4 and 5 only consume 5.908 and 624.000 KB, respectively. Including that of sinwave-ROM for the DDS IP core, the total FLASH consumption is less than 2%. This means that our implemented system has extendibility for additional processing power, such as the ability to diagnose more complex AMS circuits by fusing more frequency parameters.
Test cost. Currently, the frequently used fault diagnosis method for the AM-EAS devices is based on several instruments including but not limited to arbitrary waveform generator (AWG), oscilloscope (OSC), and high-voltage differential probe (HV-DP). In accordance with the requirements of bandwidth, accuracy, and channel for an average EAS device, only the instruments would cost more than $3000. Moreover, most of the EAS distributors who are the main liable maintenance deployments to the end retail customers are not familiar with such professional instruments. If there was a smart detection system that could diagnose the AMS fault in real time, this test cost would be dramatically Table 6 . Compared to that in [11] , our experimental setup is more compact and practicable to scale to the realistic applications. All of these show promise for the proposed simple detection and diagnosis system to solve the complex AMS circuit faults problems.
THIS ARTICLE HAS developed a cost-effective fault detection and diagnosis system for AM-EAS devices based on FPGA. The offered abundant acquisition channels are in charge of gathering the circuit parameters of node voltage, amplitude, and phase responding to the programmable signal excitations. Test results show that the interval-math-based diagnostic method has three obvious advantages, i.e., resource saving, fast detecting speed, and balanced statistical rates among TPR, FPR, and FNR.
However, because Monte Carlo simulation is relatively time consuming, we have to spend a fair chunk of time on the training of the feature intervals and the decision thresholds on PC, which are just closely related to the AFDD system's detecting performance. Future research will focus on making the training method more time saving and the embedded algorithm more efficient, with the goal of portable diagnostic equipment that could stand ready for widespread adoption in the EAS industry. 
